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Abstract— This paper presents the two-channel 
controller with inner current loops for dual bridge, 
DC/DC converter, based on MMC (Modular Multilevel 
Converter) technology. The DC/DC control strategy is 
based on two inner fast current control loops in dq rotating 
frame at each of the two MMC bridges. These current 
controls facilitate operation through DC faults at either 
DC bus. The active power control is shared by two MMCs, 
at the slower outer control level. The second outer control 
loop minimizes losses, which is achieved by feedback 
control of magnitude of both modulation indices at 
maximal value of 0.95 at all loading levels. The controller 
is symmetrical, provides bidirectional power flow and 
responds equally to faults on either DC bus. Under DC 
fault conditions, one MMC actively controls the inner AC 
current, while temporary blocking of MMC on faulted side 
is required to prevent cell capacitor discharge. The 
validity of the proposed control is verified on PSCAD 
using a 600MW, 500kV/640kV test DC/DC model. The 
controller can be used for control/stability studies with 
large DC grids that contain DC/DC converters.    
Keywords— HVDC transmission, DC-DC power converters, 
Modular multilevel converter, Average value model, DC Power 
Transmission 
I. INTRODUCTION 
The future DC transmission grids will require DC/DC 
converters primarily to interconnect local DC systems 
operating at different voltages [1]. Also DC/DC converters 
facilitate other functions like DC fault isolation and power 
flow control which makes them essential building blocks in 
DC grids. Two DC/DC converters are included in the CIGRE 
DC Grid test system [2], and they are discussed as enabling 
technologies in the CIGRE DC grid feasibility brochure [3].  
There has been lot of research on high voltage DC/DC 
converter topologies and the transformerless concepts [4]-[6] 
have demonstrated numerous technical advantages. The 
single-arm concepts, and poliphase cascaded cell DC/DC offer 
potentially optimal semiconductor count, but current sharing is 
unequal (facilitating only low stepping ratio), there is no 
isolation and DC fault blocking is only achieved if full-bridge 
cells are employed. The LCL DC/DC concept [6] uses DAB 
(Dual-Active-Bridge), enabling high stepping ratio and good 
DC fault ride through, but galvanic isolation is not achieved. 
Galvanic isolation requires an inner medium-frequency 
transformer with associated cost/weight/size drawbacks, but 
offers flexibility in grounding, better safety under 
contingencies and it seems to be preferred choice in industry 
[7]. Considering also technology readiness, modularity and 
standardization, it is likely that manufacturers will firstly 
choose transformer-isolated DC/DC employing two DC/AC 
bridges based on MMC (Modular Multilevel Converter) 
technology [7][8]. MMC approach has higher voltage 
capability, low harmonics, low losses and modularity. In order 
to reduce size with acceptable losses, the operating frequency 
can be adopted in the range 300-500Hz [8][9]. The MMC 
converters are nowadays well developed for 50Hz grid 
connections and it is not expected that significant difficulties 
will arise if operating frequency is elevated to 350Hz [9].   
The design of high-power isolated DAB DC/DC 
converters has attracted lot of research in recent years [10]-
[16]. Many advances have been made in design of inner 
MMC, such as loss reduction using softswitching techniques 
in quasi-square-wave modulation [10], improved cell voltage 
balancing control [11], or reducing computation burden 
caused by balancing and modulation of large number of cells 
[12]. A medium frequency (1kHz), 1kW prototype, with 4 
cells in an arm and stepping ratio of 3, isolated DC/DC is 
demonstrated in [13]. The power is controlled using phase 
shift between two AC voltages and it is recognized that 
DC/DC can be used as DC CB (Circuit Breaker) by blocking 
both MMC. Reference [14] gives thorough comparison of 
design and losses of 3 variants of DAB concept. In [15] three 
modulation methods for MMC are compared and it is 
recognized that sine modulation has lowest circulating 
(reactive) power which reduces conduction losses. The overall 
efficiency on a 2kW, 2kHz DC/DC prototype in [15] was 
highest with square wave modulation, but sine wave 
modulation with nearest level control may be more suitable 
with GW–size converters because of switching losses and 
limits on harmonics [8][9].  
The above references do not analyse DC/DC operation 
under DC fault conditions, which is nevertheless very 
important for HVDC applications. DC faults are simulated in 
[16] but similarly as in [13] it is recommended that both DAB 
bridges are blocked for a DC fault on either side. However, 
blocking whole DAB DC/DC requires long restart time, which 
is a particular disadvantage for transient DC faults. If DC/DC 
is embedded in a large DC grid with many DC lines and many 
DC CB (Circuit Breakers), then most faults will be seen as 
transient. A DC fault may depress DC voltage on many DC 
busses for around 5-30ms while it is being cleared by DC 
CBs. It is desired that DC/DC operates through DC faults on 
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other DC lines in order to enable fast DC grid recovery and to 
retain control on the healthy DC bus.  
During DC faults it is also desired to facilitate current 
control, because of small thermal constants of semiconductors. 
Inner current control is well developed for 50Hz MMC 
converters but two MMC in a DAB share the same current 
which brings challenge of coordination between bridges.    
Typically DC/DC studies use quite simple control, based 
on one control channel (phase shift) for power flow regulation 
[10]-[16], and MMC blocking for DC faults [13],[16].  
This study aims developing a comprehensive controller for 
DAB MMC DC/DC that permanently utilizes inner current 
control loops, enables operation for worst case DC faults and 
minimizes current at any loading. The study will aid in 
understanding dynamics, capabilities, operating modes and 
boundaries of high power DC/DC and its integration with 
HVDC. The findings will be of use in studying large DC grids 
with multiple DC/DC, DC grid power flow, DC grid control, 
dispatching and dynamics, as in the test systems in [2][3].   
II. DC/DC CONVERTER PHASOR MODEL  
A. DC/DC Converter Topology 
The schematic of DAB MMC isolated DC/DC converter 
is shown in Figure 1. It consists of two AC/DC converters 
MMC1, MMC2, a power transformer Tr, and a series 
inductor per phase Lac which is required to limit fault current 
peaks. In general a DC/DC can have 2 or more phases 
depending on power level and rating of selected IGBTs 
[9],[13]. The study below equally applies to any number of 
phases, assuming that proper dq transformation is used.   
Figure 2 shows per-phase equivalent inner AC circuit. 
The subscripts 1,2 indicate variables of different MMC. The 
following parameter relations exist:  
 
R’2=Rtr/3+n
2
RS2/2, L’2=Lσ/3+n
2
LS2/2, 𝐸𝑎𝑐2
′⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗  = 𝑛𝐸𝑎𝑐2⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗  𝑒
−𝑗30° (1) 
where n=Vdc1/Vdc2 is the transformer ratio, Rtr and Lσ are the 
transformer resistance and leakage inductances (both referred 
to Eac1 side), Lsi, Rsi are arm inductors, and 𝐸𝑎𝑐𝑖⃗⃗ ⃗⃗ ⃗⃗  ⃗ (i=1,2) are the 
AC voltage phasors of MMC1 and MMC2 respectively. 
B. DC/DC Steady-State Equations  
This section develops DC/DC model, based on Figure 2 
which will be used for developing control strategy. The 
maximum rms value of phase-neutral MMC AC voltage is: 
 
𝐸𝑎𝑐𝑚1 =
𝑉𝑑𝑐1
2√2
;    𝐸𝑎𝑐𝑚2 =
𝑉𝑑𝑐2
2√2
                        (2) 
 
The phasors of ac voltage 𝐸𝑎𝑐1⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗  , 𝐸′𝑎𝑐2⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗  ⃗ are introduced as: 
 
𝐸𝑎𝑐1⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗  = 𝐸𝑎𝑐𝑑1 + 𝑗𝐸𝑎𝑐𝑞1 = 𝐸𝑎𝑐𝑚1𝑀𝑑1 + 𝑗𝐸𝑎𝑐𝑚1𝑀𝑞1      (3) 
𝐸′𝑎𝑐2⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗  ⃗ = 𝐸′𝑎𝑐𝑑2 + 𝑗𝐸′𝑎𝑐𝑞2 = 𝑛𝐸𝑎𝑐𝑚2𝑀𝑑2 + 𝑗𝑛𝐸𝑎𝑐𝑚2𝑀𝑞2  (4) 
 
and the control indices are defined as: 
 
𝑀1 = √𝑀𝑑1
2 + 𝑀𝑞1
2 ;      𝑀2 = √𝑀𝑑2
2 + 𝑀𝑞2
2      (5) 
 
where subscripts d and q denote the corresponding phasor 
components in the rotating dq frame.  
The current 𝐼𝑎𝑐⃗⃗⃗⃗  ⃗ can be expressed as: 
 
𝐼𝑎𝑐⃗⃗⃗⃗  ⃗ = 𝐼𝑑 + 𝑗𝐼𝑞 =
𝐸𝑎𝑐1⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗ −𝐸𝑎𝑐2
′⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗ 
𝑅𝐸+𝑗𝑋𝐸
                      (6) 
 
where 𝑋𝐸 = 2𝜋𝑓𝐿𝐸;   𝐿𝐸 = 𝐿𝑎𝑐 + 𝐿𝑆1/2 + 𝐿2
′ ,   𝑅𝐸 = 𝑅𝑎𝑐 + 𝑅𝑆1/2 + 𝑅2
′ , f 
is the fundamental frequency of inner AC circuit. Substitute 
(3), (4) in (6) and after simplification: 
 
Figure 1 The MMC-based, DAB, isolated DC/DC converter for DC transmission grids.
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Figure 2 The equivalent per-phase AC circuit of DC/DC converter 
 
𝐼𝑑 =
𝑅𝐸(𝐸𝑎𝑐𝑑1−𝐸𝑎𝑐𝑑2
′ )+𝑋𝐸(𝐸𝑎𝑐𝑞1−𝐸𝑎𝑐𝑞2
′ )
𝑅𝐸
2+𝑋𝐸
2                 (7) 
𝐼𝑞 =
𝑅𝐸(𝐸𝑎𝑐𝑞1−𝐸𝑎𝑐𝑞2
′ )−𝑋𝐸(𝐸𝑎𝑐𝑑1−𝐸𝑎𝑐𝑑2
′ )
𝑅𝐸
2+𝑋𝐸
2               (8) 
 
The apparent powers at MMC1 and MMC2 S1, S2 are: 
 
𝑆1 = 3𝐸𝑎𝑐1⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗  (𝐼𝑎𝑐⃗⃗⃗⃗  ⃗)
∗;     𝑆2 = 3𝐸𝑎𝑐2
′⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗  (𝐼𝑎𝑐⃗⃗⃗⃗  ⃗)
∗               (9) 
 
Replacing(6) in (9) and separating into real and imaginary, 
the expressions for the active powers P1, P2 and reactive 
powers Q1 and Q2 can be obtained: 
 
  𝑃1 = 3(𝐸𝑎𝑐𝑑1𝐼𝑑 + 𝐸𝑎𝑐𝑞1𝐼𝑞);  𝑄1 = 3(𝐸𝑎𝑐𝑞1𝐼𝑑 − 𝐸𝑎𝑐𝑑1𝐼𝑞)    (10) 
 𝑃2 = 3(𝐸𝑎𝑐𝑑2
′ 𝐼𝑑 + 𝐸𝑎𝑐𝑞2
′ 𝐼𝑞);  𝑄2 = 3(𝐸𝑎𝑐𝑞2
′ 𝐼𝑑 − 𝐸𝑎𝑐𝑑2
′ 𝐼𝑞)   (11) 
 
If currents are replaced from (7), (8) in (10), (11) the full 
expressions for powers are obtained as shown in Appendix A.  
Assuming Rac=0, in (6) the current components are: 
 
𝐼𝑑 =
𝐸𝑎𝑐𝑞1−𝐸𝑎𝑐𝑞2
′
𝑋𝐸
                               (12) 
𝐼𝑞 =
𝐸𝑎𝑐𝑑2
′ −𝐸𝑎𝑐𝑑1
𝑋𝐸
                              (13) 
 
III. CONVERTER CONTROLLER 
A. The Control Goals 
The main goals of DC/DC controller are: 
1. Power order tracking, 
2. Minimal phase current magnitude (to reduce conduction 
loss), 
3. Phase current limiting below rated values under all 
conditions including DC faults. 
The above control goals are achieved by manipulating 
four control signals: Md1, Mq1, Md2, Mq2. 
B. Minimizing Current Magnitude  
To minimize current magnitude Iac
2
=Id
2
+Iq
2
, two further 
control goals are proposed: 1) Keep Iq=0 and 2) minimize Id.  
To ensure Iq=0, (coordinate frame aligned with current) 
from (13) it follows: 
 
𝐸′𝑎𝑐𝑑2 = 𝐸𝑎𝑐𝑑1;⟹ 𝑀𝑑2 = 𝑀𝑑1            (14) 
 
To achieve minimization of Id, assuming Iq=0 for a given 
power P1=P2, from (10) and (11) we should maximize each: 
Eacd1 and Eacd2. However Md1 and Md2 cannot be directly fixed 
at maximum value since PWM control index magnitude must 
be limited 0≤M≤1. Mq1 and Mq2 should be allowed to vary 
freely, to enable full power transfer range as it is seen in (12). 
Therefore both Md and Mq have to be adjusted with loading 
considering (5). Also, Md should be allowed to vary to enable 
current control in inner loops.  
In order to maximize Md1 and Md2 considering (5), two 
further control objectives are developed: 1) maximize M1 and 
M2 and 2) minimize Mq1 and Mq2. Theoretically largest  
magnitude of modulation indices (M1 and M2) is 1, but there 
is need for some margin for dynamic control. It is proposed to 
regulate modulation indices to 0.95 in steady-state: 
 
𝑀1 = 0.95;  𝑀2 = 0.95;                             (15) 
 
Considering (5), (14) and (15), we can also conclude: 
 
𝑀𝑞1 = −𝑀𝑞2                         (16) 
 
The requirement to minimize Mq1 and Mq2 and 
considering a given d-current in (12) implies that lower XE 
will give lower losses. 
Equations (14),(15) or (15),(16) constitute fundamental 
control strategy for DAB MMC DC/DC to achieve minimal 
conduction losses and a defined operating point at any power.  
C. Inner Current Loops 
With common 50Hz-operated AC/DC converters it is 
normal practice to regulate current components with control 
signals on the same axis (Md controls Id , Mq controls Iq) [1]. 
However with DC/DC converters, the fundamental frequency 
of inner circuit (f) is much higher, and therefore the speed-
terms ( 2𝜋𝑓𝐿𝐸) are much larger making decoupling more 
difficult. Equations (12) and (13) suggest cross-coupling for 
inner current control: Md controls Iq while Mq controls Id.  
In DC/DC converters there is only one inner AC current, 
and it is essential that both MMCs, on each control channel, 
have current loops. In case of a DC fault on Vdc1, MMC2 sees 
fault on AC side and is able to reduce current, while in case 
of Vdc2 fault it is MMC1 that can actively regulate current.    
It is suggested that both MMC converters control the 
same AC current. Such approach can potentially lead to 
saturation of one of the controllers or control hunting 
(controllers acting against one another). This issue is avoided 
by employing active balancing according to (15), and (16). 
These conditions ensure that the two MMC equally 
participate in controlling the loading and that their control 
signals have the same margin from saturation.    
D. Power Control  
Equations (10) and (11), assuming Iq=0, show that Id can 
be used to regulate active power. This implies that power 
regulator will generate d-current reference. Both MMC1 and 
MMC2 contribute to power control to ensure symmetry and 
back-up under all conditions.  
E. Coordinate Frame Positioning 
Figure 3 shows the phasor diagram considering the 
control strategy in (14)-(16).  
The dq coordinate frame is therefore symmetrically 
positioned exactly between Eac1 and E'ac2, and it is aligned 
with the current. The location of coordinate frame does not 
have a physically relevant AC bus since inductances Lac and 
L might be widely different. It is not required to use PLL 
(Phase Locked Loop) in the proposed control since control 
balancing in (15) and (16) will always ensure accurate 
coordinate frame positioning.  
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Figure 3 Vector diagram for AC variables and control   
 
F. Steady-State Control Diagrams and Selection of XE  
Equation (21) in the Appendix A gives expressions for 
active power. Neglecting further resistance RE, and 
considering (16), introducing label: Mq=Mq1=-Mq2 the 
following power expression is obtained: 
 
𝑃1 =
6𝐸𝑎𝑐𝑚1
2 𝑀𝑞√0.95
2−𝑀𝑞
2
𝑋𝐸
            (17) 
 
Introducing the pu notation on the following base variables: 
 
𝑆𝑏𝑎𝑠𝑒 =
(√3𝐸𝑎𝑐𝑚1)
2
𝑍𝑏𝑎𝑠𝑒
=
3𝐸𝑎𝑐𝑚1
2
𝑍𝑏𝑎𝑠𝑒
; Ppu=P1/Pbase, Zpu=XE/Zbase. (18) 
 
Power can be obtained in pu in DC/DC dq frame: 
 
𝑃𝑝𝑢 =
2
𝑍𝑝𝑢
𝑀𝑞√0.952 − 𝑀𝑞2   (19) 
 
Figure 4 illustrates the required Mq and power factor at 
MMC1 (or MMC2) for a range of XEpu, at full power P=1pu. 
The test MMCs are designed in line with methods in [1] and 
[9], and parameters are listed in Appendix B. Smaller Xe is 
better because of higher power factor and lower current 
magnitude. However too small Xe will cause large transient 
current peaks for DC faults. Note that controller can regulate 
fault current magnitude but it has limited speed and the first 
current peak can be large if Xe is too small [1]. The PSCAD 
simulation with the test system recommended Xe.=0.53pu, 
which results in Mq=0.3 at full power. In practice it is 
frequently simpler to design transformer and a series reactor 
when transformer with such large reactance is required. 
Figure 5 shows the power variation for control signal Mq 
change, with the selected Xe. Also the powers measured on 
PSCAD are illustrated to confirm accuracy of the model.  
G. Controller topology  
Figure 6 shows the control diagram for both MMCs. Kp1-
Kp3, Ki1-Ki4 are proportional and integral gains of the PI 
controllers. The measured power is the average of the two 
MMC DC powers, which eliminates impact of power 
direction on control operation. A 350Hz voltage controlled 
oscillator provides fixed sawtooth angle, which needs to be 
corrected at MMC2 to account for 30deg Y/D phase shift. 
The outer control structure consists of active power 
control, balancing and M1, M2 regulation. It is seen that both 
MMC control the same power. The balancing control loop 
compares Mq at the two bridges and using PI control acts on 
Idref, but in opposite direction at the two bridges. The control 
rule in (15) is achieved using a PI controller which compares 
local modulation index magnitude with reference value of 
0.95 and adjusts local Iq current reference. 
The inner dq current loops are identical at the two MMCs 
(with different sign). Note that Md is limited with priority on 
Mq to ensure fast active power control under all conditions. 
 
 
Figure 4 Mq and MMC1 power factor for full power versus Xe(pu)  
     
Figure 5 Active power versus Mq with XE=0.53pu. 
 
IV. SIMULATION RESULTS  
A. MMC Converter Average Value Model   
Each MMC consists of six arms and the number of 
inserted cells in each arm is the control output in Figure 6.   
The number of inserted cells for phase i, Nu (u-upper and 
l-lower arm) is derived from the ABC frame fundamental 
control Mfi and the circulating current control Mhi: 
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𝑁𝑢𝑖 =
1+𝑀𝑓𝑖+𝑀ℎ𝑖
2
        𝑁𝑙𝑖 =
1+𝑀𝑓𝑖−𝑀ℎ𝑖
2
                             (20) 
 
Figure 7 shows the AVM (Average Value Model) for 
upper arm of phase a, which represents both normal operation 
and blocked state, where switch controls blocked/unblocked 
state and which is slightly simplified model from [17].  
Each MMC is blocked when it’s DC voltage is below 
0.8pu, or when arm current exceeds 2pu. In blocked state the 
cell voltage is correctly represented since cell may be charged 
through diode Da (but not through control).   
The arm voltage calculation is shown in Figure 7(b) 
[1],[17], where Carm is the equivalent arm capacitance, 
Carm=CSM/N, and N is the number of cells in an arm. 
B. Normal Operation  
Figure 8 shows the simulation results for power step at 1s and 
power reversal at 1.15s. Initially, 600MW is delivered from 
MMC1 to MMC2, it is reduced to 0.1pu and then the power 
reference is changed to -600MW. 
In Figure 8 (b) it is seen that magnitude of both control 
indices are well regulated at 0.95, while at low power Md is 
increased as seen in Figure 8 c). 
Figure 8 (c) and (d) show the dynamics of d and q axis 
control indices of two MMCs. The relation of Mq1=-Mq2 is 
maintained at all powers, as well as balance Md1=Md2. 
Figure 8 (e) show the dynamics of the current 𝐼𝑎𝑐1⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗ .  Fast 
and accurate tracking of reference currents by the inner dq 
current controller is observed. Figure 8 (f) confirms that 
current magnitude is low at low power.  
 
Figure 6 DC/DC converter controller 
Sa
+
-
vva
Da Df
ifiva
2
(a)
Nua DeB ++
x
Nca
1/Carm 1/S x
Nca
0
1e7
vva
Nca
(b)
iupa
Block DeB
DeB
iva
Block
1
(Deblocking signal)
 
Figure 7 Average value ABC frame MMC model for upper arm of phase a   
 
C. DC Faults  
Two worst-case zero-impedance DC faults are tested, on 
each DC bus as shown in Figure 1. Fault 1 occurs at Vdc1 at 
0.5s and fault 2 occurs at Vdc2 at 1.0s while converter is 
operating at full power and each fault lasts 0.2s.  
Figure 9 (a) shows the DC voltages and Figure 9 (b) 
shows the status of active power. It is observed the DC/DC 
recovers full power in about 0.1s after each fault.  
Figure 9 (c) shows the modulation indices during this test. 
When fault 1 occurs at MMC1 side, the modulation index M2 
reduces in order to reduce fault current, while when fault 2 
occurs, the modulation index M1 enables phase current 
control. There is no saturation and contribution of two MMC 
is balanced in all operating conditions.  
Figure 9 (d) shows the d and q components of the current 
at Eac1 side of the transformer. During fault conditions, both 
current components are regulated at saturation values for 
current reference signals which are 1.1pu. After the faults, the 
dq currents are recovered to their references within 0.1s.  
Figure 9 (e) and (f) show in ABC frame the AC voltage 
and current at Eac1 side of the transformer. The drop of 
control index significantly reduces the AC voltages during 
the DC faults. The AC voltage is not identical for the two 
faults because inductances Lac and Lσ are different. The peak 
AC currents are restricted below 2pu under all conditions. 
Figure 9 (g) and (h) show the arm currents of MMC1 and 
MMC2 which are important for semiconductor dimensioning. 
For a blocked MMC, peak arm currents are large because of 
cell capacitor discharge and this causes MMC blocking. In 
steady-state AC component of arm current is larger than for 
controlled MMC because of diode bridge operation. The 
controlled MMC bridge has well regulated arm currents with 
minimal DC offset indicating low power transfer. 
 
Figure 8 Power step from 1pu to 0.1pu at 1s, and then to -1pu at 1.15s.   
 
When a DC fault occurs and when it is cleared, arm 
currents may develop transient peaks due to the 
discharging/charging of cell capacitors. These peaks are 
lower than rated peak values and can be reduced further by 
increasing inductor Lac.  
Figure 9 (i) and (j) illustrate the cell capacitor voltages of 
MMC1 and MMC2. When an MMC is exposed to DC fault it 
is blocked to prevent large IGBT currents from cell 
discharge. This blocking is necessary even though the AC 
infeed current is small. In blocked state cell capacitor 
voltages are constant, since all the currents flow through anti-
parallel diodes without affecting the capacitors. The MMC is 
de-blocked when DC voltage recovers. 
The cell voltage shows 30% peaks for DC faults, which is 
acceptable for most extreme dc faults. Cell capacitance is 
designed according to the methods given in [9].  
Therefore in the proposed control strategy, only fault-
facing MMC is blocked for low DC voltage, and when DC 
voltage recovers the DC/DC establishes normal power flow. 
 
Figure 9 DC/DC converter response for 0.2s transient DC fault on Vdc1 at 0.5s, and on Vdc2 at 1s. 
 
V. CONCLUSION 
By analyzing dq frame model of DAB MMC DC/DC 
converter the paper firstly derives control strategy to enable 
minimal current at any power level. This is achieved if  
modulation index magnitude is controlled in feedback manner 
at maximal possible value. It is concluded that power can be 
regulated using Mq control on both MMC bridges. It is also 
essential to maintain balance between the two bridges which 
is achieved when q-control signals are equal in magnitude.  
The DC fault study concludes that it is possible to control 
current for a fault at either DC bus, and that two MMC may 
utilize the same current feedback signal. The essential aspect 
of the proposed controller is that each MMC employs two 
inner current control loops in all operating modes.   
The PSCAD simulation concludes that the DAB MMC 
DC/DC operation is satisfactory for power steps and fast 
power reversal. Extreme DC faults on both dc busses are also 
simulated and excellent controller responses are observed. 
The currents are well controlled during 200ms DC faults and 
peak current magnitudes are below 2pu enabling DC/DC 
continued operation through worst dc faults.  
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VII. APPENDIX 
A. Active and Reactive Powers at MMC1 and MMC2 
Using the model defined in (1)-(11), the active and 
reactive powers can be expressed: 
𝑃1 = 3 × (
𝑅𝐸(𝐸𝑎𝑐𝑑1
2 +𝐸𝑎𝑐𝑞1
2 −𝐸𝑎𝑐𝑑1𝐸𝑎𝑐𝑑2
′ −𝐸𝑎𝑐𝑞1𝐸𝑎𝑐𝑞2
′ )
𝑅𝐸
2+𝑋𝐸
2 −  
𝑋𝐸(𝐸𝑎𝑐𝑑1𝐸𝑎𝑐𝑞2
′ −𝐸𝑎𝑐𝑞1𝐸𝑎𝑐𝑑2
′ )
𝑅𝐸
2+𝑋𝐸
2  ) 
𝑄1 = 3 × (
𝑋𝐸(𝐸𝑎𝑐𝑑1
2 +𝐸𝑎𝑐𝑞1
2 −𝐸𝑎𝑐𝑞1𝐸𝑎𝑐𝑞2
′ −𝐸𝑎𝑐𝑑1𝐸𝑎𝑐𝑑2
′ )
𝑅𝐸
2+𝑋𝐸
2 + 
𝑅𝐸(𝐸𝑎𝑐𝑑1𝐸𝑎𝑐𝑞2
′ −𝐸𝑎𝑐𝑞1𝐸𝑎𝑐𝑑2
′ )
𝑅𝐸
2+𝑋𝐸
2  ) 
𝑃2 = 3 × (
𝑅𝐸(𝐸𝑎𝑐𝑑1𝐸𝑎𝑐𝑑2
′ +𝐸𝑎𝑐𝑞1𝐸𝑎𝑐𝑞2
′ −𝐸𝑎𝑐𝑑2
′ 2−𝐸𝑎𝑐𝑞2
′ 2)
𝑅𝐸
2+𝑋𝐸
2 −  
𝑋𝐸(𝐸𝑎𝑐𝑞1𝐸𝑎𝑐𝑑2
′ −𝐸𝑎𝑐𝑑1𝐸𝑎𝑐𝑞2
′ )
𝑅𝐸
2+𝑋𝐸
2  ) 
𝑄2 = 3 × (
𝑋𝐸(𝐸𝑎𝑐𝑞1𝐸𝑎𝑐𝑞2
′ +𝐸𝑎𝑐𝑑1𝐸𝑎𝑐𝑑2
′ −𝐸𝑎𝑐𝑑2
′ 2−𝐸𝑎𝑐𝑞2
′ 2)
𝑅𝐸
2+𝑋𝐸
2 +
𝑅𝐸(𝐸𝑎𝑐𝑑1𝐸𝑎𝑐𝑞2
′ −𝐸𝑎𝑐𝑞1𝐸𝑎𝑐𝑑2
′ )
𝑅𝐸
2+𝑋𝐸
2 )                             (21) 
B. Test System Parameters  
TABLE I TEST SYSTEM PARAMETERS  
Items Value Items Value 
Active power P 600MW Fundamental frequency f 350 Hz 
DC bus voltage Vdcs1 ±320kV DC bus voltage Vdcs2 ±250 kV 
DC resistance Rdc1 0.5 Ω DC resistance Rdc2 0.5 Ω 
DC inductance Ldc1 3mH DC inductance Ldc2 3mH 
Transformer turn ratio n 1.28 
Transformer leakage 
inductance 𝐿𝜎 
0.16 mH 
Series inductance Lac 50mH AC total resistance Rac 0.08 Ω 
Items MMC1 value (i=1) MMC2 value (i=2) 
Number of SMs per arm 400 313 
SM capacitance CSM 1.25mF 1.6mF 
Arm inductance Lsi 13.73mH 8.37mH 
Arm resistance Ri 0.51 Ω 0.25 Ω 
SM capacitor voltage VSM 1.6kV 1.6kV 
IGBT 5SNA1200G450300 5SNA1200G450300 
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